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Abstract 
High-efficiency solar cells are closing the gap to the theoretical efficiency limit by implementing passivated carrier-selective 
contacts. This work presents a study on charge carrier transport through tunnel oxide passivated contacts. In particular, structural 
properties of thin oxide layers are investigated with regard to tunnelling processes and local pinhole conduction. Conductive 
AFM measurements on n-type TOPCon test structures with and without forced oxide degradation have been performed. The 
current maps allowed for the first time a spatial-resolved imaging and correlation of the expected oxide degradation and spot like 
areas with increased currents. The areas are assigned to a different local transport process due to pinhole formation. It was found 
that a raise of the annealing temperature from 800 °C to 950 °C led to an increase of the pinhole density by 3 due to thermal 
degradation. The results show a promising approach to study the impact of pinholes to the total conductivity of carrier-selective 
contact. 
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1. Introduction 
Engineering of structural and electrical properties of ultra-thin SiOx layers in high efficiency solar cells is a topic 
of growing importance. These layers play an important role in passivation multilayer stacks and tunnel oxides for 
passivated carrier-selective contacts [1, 2, 3].  
Finally, they influence the reliability of solar cells due to their role as diffusion barriers for contaminations. In PV 
technology deposition techniques or oxide growth processes are used to form homogeneous oxide layers with a 
thickness of just a few monolayers. Controlling and monitoring thickness, homogeneity and chemical composition of 
ultra-thin silicon oxide layers in relation to their specific electrical properties is a challenge in next generation solar 
cell processing. This work aims at a fundamental characterization of pinhole formation in ultra-thin oxide layers, 
their local electrical properties and impact on the overall conductivity.  
2. Experimental 
Mono-crystalline high-quality silicon wafers with different levels of oxide layer degradation, thus theoretically 
varying the pinhole fraction of each sample, have been investigated. For pinhole-free perfect model oxide 
experiments p-type, 200 mm prime bare Si wafers of (100) orientation and 1-20 :cm were taken out of boxes 
shortly before processing and the native oxide was in the range of 10 Å. The wafers were processed in a centrotherm 
c.PLASMOXLT low-temperature plasma oxidation tool. The system consists of a specially designed low-pressure 
microwave discharge unit above the substrate in a vacuum-sealed aluminum reactor. The microwave discharge unit 
(2.45 GHz) consists of an array of antennae which overlay the wafer and the silicon edge guard ring. The microwave 
power of each antenna is controllable in the range between 250 and 1500 W. Each individually-controllable 
microwave coaxial antenna is encapsulated by a quartz tube and consists of an inner and a partly opened outer coax-
electrode. The wafer is supported by quartz and the wafer support is designed for rotation during the process and the 
distance between wafer and discharge unit can be varied by a z-lift. For more details of this thematic please see 
[4, 5]. Metal–Oxide–Semiconductor (MOS) structures for IV measurements have been prepared by Al-deposition 
using a shadowing mask onto the pinhole-free model oxides on p-type silicon with an ohmic rubbed-on back 
contact. All preparations have been conducted in a standard laboratory environment (no clean room). I-V 
measurements have been carried out by contacting the samples with microprobes. 
The samples for cAFM measurements were realized on planar, shiny-etched n-type 1 ȍcm (100)-oriented FZ 
silicon wafers with a thickness of 200 μm and consisted of an ohmic rear contact and a passivated contact (TOPCon) 
at the front. Firstly, a heavily-doped rear surface region was realized by ion implantation and annealing. Secondly, a 
chemical oxide was grown in 68 wt% nitric acid at 110°C for 10 min. The SiOx layer thickness was determined by 
spectral Ellipsometry and is about 14 Å thin. Thirdly, a 15 nm thin phosphorus (P)-doped silicon layer was 
deposited at the front side by PECVD. Upon deposition, the samples were loaded into a tube furnace and annealed 
in an inert nitrogen atmosphere at temperatures of 800 °C (1h) and 950 °C (3 min), respectively. The sample then 
received a 30-minute anneal at 400°C in an atomic hydrogen atmosphere (Remote Plasma Hydrogen Passivation). 
Finally, the rear was metallized by thermal evaporation of a stack of Ti, Pd and Ag [1]. 
For characterization of the microstructure and composition X-Ray Photoelectron Spectroscopy (XPS) and 
Transmission Electron Microscopy (TEM) have been conducted. The XPS measurements were performed using a 
Kratos Axis Ultra instrument. The Si 2p peak has been investigated to determine the chemical composition and 
thickness of the oxide. High-resolution TEM analyses were performed using a FEI Tecnai G2 F20. Oxide thickness 
and the oxide homogeneity have been determined, respectively.  
The local current measurements have been conducted by means of conductive atomic force microscopy (cAFM). 
This measurement combines the high spatial resolution of the atomic force microscopy (AFM) and the ability to 
determine the local electrical current. A positive bias voltage is applied to a metal-coated tip used in contact mode to 
simultaneously acquire the AFM topography and the local current of the grounded sample. This setup uses the 
deflection signal of the tip as height feedback, therefore the current signal is independent of the feedback loop [10]. 
The measurement was performed using a MFP-3D™ AFM with an ORCA™ cAFM module. 
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3. Results and discussion 
Starting with the structural characterization of ultra-thin oxides, the pinhole-free model system will be 
introduced. Simple MOS structures based on the model systems will be discussed regarding their electrical 
properties. The results of an approach to localize pinhole conduction on special degraded TOPCon test structures 
will be presented and compared to the results on the MOS structure. 
3.1.  Structural characterization of ultra-thin oxide layers 
The low-temperature grown oxides are comparable to thermally grown oxides. Homogeneous growth rates with 
atomically flat Si/SiO2 interfaces can be obtained. In order to study a pinhole-free model system low-temperature 
grown oxide samples have been investigated to determine precisely the atomic structure. In figure 1 (a) an 
atomically resolved high-resolution TEM image of a silicon oxide layer is shown. On top of the oxide layer a metal 
capping layer has been deposited. The oxide thickness has been measured on several positions of the TEM lamella 
resulting in a thickness of 3.8 ± 0.1 nm. A detailed view of the grown oxide can be seen in the inset with white 
dashed lines indicating the interface position. The interface and the surface near silicon substrate are not disturbed 
and do not show any crystal defects. Also XPS measurements have been used to measure the thickness on extended 
lateral scale. The Si 2p peaks were used to calculate the oxide thickness as described in Seah et al. [6].  
XPS analysis results in a thickness of 3.7 ± 0.2 nm which is in very good agreement with the local TEM results. 
Furthermore, the XPS analysis was used to characterize the chemical composition of the oxide layer which is shown 
in figure 1 (b). We found, that the oxide layer predominantly consists of SiO2 and minor fractions of SiO bindings. 
The sub oxides arise predominantly from the oxygen depleted interface at the Si substrate. The results enable a 
detailed knowledge about the microstructure and serve as a profound basis for the interpretation and simulation of 
the MOS structure below. 
 
Fig. 1. (a) TEM image of a cross-section of a grown 3.8 nm thick oxide layer on silicon and detailed view (inset). (b) XPS analysis of the 
chemical state. 
3.2. I-V characteristics of MOS structures 
A MOS test structure has been prepared to study the electron transport within a pinhole-free model system. 
Figure 2 (a) shows the schematic setup of the samples. The precise characterization of oxide thickness, 
stoichiometry and absence of substrate damages has been carried out (see Figure 1). Figure 2 (b) shows the 
measured current density for a 3.8 nm oxide in reverse bias conditions. A characteristic curve which is expected for 
a tunneling process through an oxide layer [7] is obtained. A simulation assuming an oxide with high integrity using 
compact tunneling models based on the Wenzel-Kramer-Brillouin approximation [8] confirms the measured current 
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density. Figure 2 (b) shows in forward bias conditions a current density which is larger than expected for a MOS 
structure from literature [7]. This could be an indication of an additional band-to-trap tunneling process most 
probably due to defect formation during the preparation. The tested simplified preparation approach must be 
optimized since the observed creation of defects in the oxide during the preparation allows no differentiation 
concerning existing oxide defects. 
 
 
Fig. 2. (a) schematic setup of the used MOS structure and (b) I-V measurement at a MOS structure with 3.8 nm oxide layer and a simulated 
tunneling-current density based on a WKB approximation. 
3.3. Local electron transport characteristics 
The study of local transport characteristics has been performed on two groups of well-defined n-type TOPCon 
test layer stacks (see Figure 3 (a)). The layer stacks differ only in the annealing temperature of 800 °C or 950 °C, 
respectively. It is known that an annealing temperature above 900 °C leads to a drastic degradation in surface 
passivation [9]. Such degradation is attributed to the local disruption of the thin tunnel oxide layer, which then leads 
to epitaxial recrystallization of the P-doped silicon layer. Since those surface sites are virtually unpassivated, the 
overall level of surface passivation is substantially reduced. Figure 3 (b) exhibits the cAFM current map of the 
TOPCon test structure which has been annealed at 800 °C. Individual spot like areas of increased current flow can 
be noticed. Figure 3 (c) exhibits the current map of the TOPCon test layer stack which has been annealed at 950 °C. 
The number of spot like areas with increased current is considerably increased compared to the current map in 
figure 3 (b). This observation correlates with the expected temperature induced defect generation in the contact due 
to pinhole formation and shows it for the first time. The cAFM current maps have been evaluated in greater detail. 
The mean lateral pinhole diameter can be roughly estimated to a maximum of 40 nm. It is expected that the pinhole 
diameter is smaller due to influences from the diameter of the cAFM tip (d ~ 50 nm) and lateral conductivity of the 
P-doped silicon capping layer. By evaluation of the number of spots in the current map the density of the pinholes 
have been determined to ~250 per μm² (annealed at 800°C) and to ~750 per μm² (annealed at 950 °C). In total the 
pinhole density increased by factor 3 due to thermal degradation. 
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Fig. 3. (a) schematic setup and cAFM current maps at +1.7 V of (b) an oxide annealed at 800 °C and (c) an oxide annealed at 950 °C 
Figure 4 shows the histogram of the current maps of Figure 3 (b) and (c).  The histogram of the sample with low 
pinhole density has been plotted in foreground. Pixel counts for currents lower than 4 pA have been cut off to 
emphasize the higher current contributions. It comes out by analyzing the current levels that the currents lower than 
roughly 4 pA can be assigned to contributions from the area without pinholes. Larger currents can be correlated to 
pinhole positions. It is clearly visible that the sample with annealing at 950 °C (red bars) has larger contribution of 
higher current due to impact of pinholes. A prediction on the total contribution to the conductivity cannot be given at 
the current state. However, the results show for the first time that cAFM is suitable to study locally resolved the 
degradation of oxides through pinhole generation.  
 
 
Fig. 4. Histograms of the cAFM current maps from figure 3 (b) and (c).  
4. Summary 
Our work has shown that the structural properties of ultra-thin oxide layers can be analyzed using TEM and XPS 
measurements. Subsequent measurements at degraded and non-degraded layer stacks allow the investigation of the 
pinhole formation with respect to the density and the local current transport. We have found strong indications for 
pinhole conductivity due to degraded ultra-thin oxide layers by means of locally-resolved cAFM measurements. A 
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correlation of the oxide degradation level with the measured pinhole density has been found. The annealing process 
(at 950 °C) which forces oxide degradation results in a significant increased number of pinholes in the cAFM 
current map. The total contribution of pinholes to the conductivity has not been investigated. At this point it is not 
clear which transport process defines the conduction. However, systematic studies will be conducted since the 
results show that cAFM is a suitable technique to understand and differentiate local transport processes. 
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